[Beowulf] Intel combines Xeon and FPGA in a single socket

[Adam DeConinck]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512

This is interesting...

http://www.theregister.co.uk/2014/06/18/intel_fpga_custom_chip/

- From the article:

"The chip company announced on Wednesday at GigaOm Structure in San
Francisco that it is preparing to sell a Xeon E5-FPGA hybrid chip to
some of its largest customers. ... "That allows end users that have
applications that can benefit from acceleration to load their IP and
accelerate that algorithm on that FPGA as an offload," explained the
general manager of Intel's data center group, Diane Bryant, in a speech
at GigaOm Structure. "The FPGA has direct access to the Xeon cache
hierachy and system memory," she explained."

- -- 
Adam DeConinck
Email: ajdecon at ajdecon.org | Twitter: @ajdecon
Web: https://www.ajdecon.org/
PGP key: https://www.ajdecon.org/ajdecon-key.txt

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.12 (Darwin)

iQEcBAEBCgAGBQJTo6H+AAoJEGqxms5cZfz0kosIAImihNBl6OALB7F2pOHEifKw
s8jqxmFx2JHDPmnkkXUKYbGTUAN4d6hY0nJhsIlMAvMtsCtoVHJrIvB7G4Z26niC
qiEKVkZezSrtAF8O/+Ss2nGoVPaw6/qHNZRaZNQORMZ1Z02DTHrZbksrZpCwtnS3
cvFHZ8NFzAD85AM935xWUa9vDzDbuGwU5lAABRYn+xoNs8BEvY0BMev7UJbafIdY
MgQOa6TTXh0Qyv1NxGHgh7yF5pyZMHVIqcjZEyx/nwgPaPzui+AqTtmHYY4KmRkW
Asy10exOK7ogEldU9uF+mCA/Mi1aPY9b2ghpEWaTuxUiX4axzDa+IjkbhZsA6dE=
=J4sN
-----END PGP SIGNATURE-----