No subject

posted here, the cache protocol allows sharing data between the CPUs
via the northbridge directly. With direct access to eachother's caches
MOESI is required. However, it would seem to me that to employ this
high speed inter-cpu communications system, you'd need some specific
code. Or am I thinking of this wrong - say for Gromacs, which uses
shared memory on SMP boards (well, lam mpi does) for communication,
if the shared memory area is in one CPU's cache, the other  CPU
can then access it directly from that cache? This would speed things
up a fair bit I would expect.

Does anyone have benchmarks on MP processors for Gromacs, MPQC and
G98?

/kc

> 
> 3DNow! Professional is actually Intel's SSE, which Intel's compiler can
> generate vectorized code to take advantage of.
> 
> Rayson
> 
> 
> --- Velocet <math at velocet.ca> wrote:
> > What packages support MOESI and 3DNow!Professional? When will they?
> > 
> > /kc
> > -- 
> > Ken Chase, math at velocet.ca  *  Velocet Communications Inc.  * 
> > Toronto, CANADA 
> > _______________________________________________
> > Beowulf mailing list, Beowulf at beowulf.org
> > To change your subscription (digest mode or unsubscribe) visit
> http://www.beowulf.org/mailman/listinfo/beowulf
> 
> 
> __________________________________________________
> Do You Yahoo!?
> Find a job, post your resume.
> http://careers.yahoo.com
> _______________________________________________
> Beowulf mailing list, Beowulf at beowulf.org
> To change your subscription (digest mode or unsubscribe) visit http://www.beowulf.org/mailman/listinfo/beowulf

-- 
Ken Chase, math at velocet.ca  *  Velocet Communications Inc.  *  Toronto, CANADA