<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:x="urn:schemas-microsoft-com:office:excel" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="Generator" content="Microsoft Word 15 (filtered medium)">
<style><!--
/* Font Definitions */
@font-face
{font-family:"Cambria Math";
panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
{font-family:Calibri;
panose-1:2 15 5 2 2 2 4 3 2 4;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
{margin:0in;
margin-bottom:.0001pt;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
a:link, span.MsoHyperlink
{mso-style-priority:99;
color:#0563C1;
text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
{mso-style-priority:99;
color:#954F72;
text-decoration:underline;}
p.msonormal0, li.msonormal0, div.msonormal0
{mso-style-name:msonormal;
mso-margin-top-alt:auto;
margin-right:0in;
mso-margin-bottom-alt:auto;
margin-left:0in;
font-size:11.0pt;
font-family:"Calibri",sans-serif;}
span.EmailStyle18
{mso-style-type:personal-reply;
font-family:"Calibri",sans-serif;
color:windowtext;}
.MsoChpDefault
{mso-style-type:export-only;
font-size:10.0pt;}
@page WordSection1
{size:8.5in 11.0in;
margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
{page:WordSection1;}
--></style>
</head>
<body lang="EN-US" link="#0563C1" vlink="#954F72">
<div class="WordSection1">
<p class="MsoNormal">PLCC 84 is a package size, is it not? And a fairly small package to boot. So you’re not going to have a lot of FPGA fabric in that package.
<br>
<br>
<br>
So you’re trying to use this board to demonstrate some sort of architectural approach, but in a “small scale” fashion where the cost isn’t extreme? Say, demonstrating a systolic array or something similar?<br>
<br>
Cool idea.<o:p></o:p></p>
<p class="MsoNormal"><o:p> </o:p></p>
<p class="MsoNormal">It’s kind of like building a small cluster using RPi or Beagleboards – you get to fool with all the issues of cluster management, MPI, but with small cost. Nobody is going to claim that this is computationally efficient compared to just
buying a single faster computer.<br>
<br>
<o:p></o:p></p>
<p class="MsoNormal">For what it’s worth, there’s tons of “multi FPGA” boards out there, although to be honest, not with small FPGAs – the boards tend to have the latest and greatest biggest whatever you can get (be it RTG4, Virtex 7, Kintex, etc.) since “off
chip” comm always costs more (in power, speed, money) than “on chip” comm. And those boards tend to be pricey (if you’re putting half a dozen $5000 parts on the board, and going to run it at max clock rate, it’s reasonable to charge a few $10k for the board)<br>
<br>
<o:p></o:p></p>
<p class="MsoNormal"><o:p> </o:p></p>
<div style="border:none;border-top:solid #B5C4DF 1.0pt;padding:3.0pt 0in 0in 0in">
<p class="MsoNormal"><b><span style="font-size:12.0pt;color:black">From: </span></b><span style="font-size:12.0pt;color:black">Beowulf <beowulf-bounces@beowulf.org> on behalf of Darren Wise <darren@wisecorp.co.uk><br>
<b>Date: </b>Saturday, September 21, 2019 at 11:10 AM<br>
<b>To: </b>"beowulf@beowulf.org" <beowulf@beowulf.org><br>
<b>Subject: </b>[EXTERNAL] [Beowulf] PLCC84, FPGA compute array.<o:p></o:p></span></p>
</div>
<div>
<p class="MsoNormal"><o:p> </o:p></p>
</div>
<p class="MsoNormal">Hey guys,<br>
<br>
I've been meaning to create an array of FPGAs using my own designed, printed, assembled breakout board for PLCC84 derived FPGAs(and other PLCC84s) in order to demonstrate basic compute functions via this array'd method.. Mainly for personal kicks but it also
has a two-prong attack ending solution like everything I do.<br>
<br>
I could utilise this project as a demo in itself in order to prove worth of buying my own branded breakout boards and such as well.<br>
<br>
-The reason I'm boring you so, is if anyone else in the HPC, Beowulf, CoW groups knows of any other FPGA derived projects like the one I've mentioned above.. I'm so sure a project a couple of years ago did something of the same very well but I cannot seem to
find any knowledge of it via web searching anywhere, eitherthat or I'm using the incorrect phrases!<br>
<br>
Do or has anyone read about an FPGA array board which is used to compute something? I'd just like to read up on how their solution turned out, types of FPGAs they decided on and such.. I've a vast selection and good numbers of what I could use but I do have
around 150 spare ACTEL chips and I could easily get another 4-500 very cheaply if needed.<br>
<br>
I'd be happy to send anyone an PLCC-84 branded breakout board I've designed from the group the next time I go to print too, it's just a PCB, PLCC-84 socket and 4, 2x11 female headers but I have plenty more created within KiCAD and others to go to print as the
breakout project moves forward.<br>
<br>
Kind regards,<br>
Darren Wise<br>
-- <br>
Sent from my Android device with K-9 Mail. Please excuse my brevity. <o:p></o:p></p>
</div>
</body>
</html>