Dual channel DDR and the E7500 chipset
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Mark Hahn hahn at physics.mcmaster.caSun Sep 8 12:10:12 PDT 2002
- Previous message: Dual channel DDR and the E7500 chipset
- Next message: Dual channel DDR and the E7500 chipset
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
here's a somewhat obsessive investigation of how much prefetch distance is useful for stream on my E7500: http://sharcnet.mcmaster.ca/~hahn/stream.prefetch.png that's a version of stream_d.c to which I've added simple uses of __builtin_prefetch. best point is between 232 and 239 where scores are 1381/1380/1610/1626 versus 1179/1177/1419/1418 for no prefetch. the specific distance would necessarily depend on HW, clock, memory latency, compiler, phase-of-moon, etc. regards, mark hahn.
- Previous message: Dual channel DDR and the E7500 chipset
- Next message: Dual channel DDR and the E7500 chipset
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
