FYI: superlinear speedups in GROMACS (fwd)
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Eugene Leitl Eugene.Leitl at lrz.uni-muenchen.deFri Mar 8 13:29:55 PST 2002
- Previous message: FYI: superlinear speedups in GROMACS (fwd)
- Next message: FYI: superlinear speedups in GROMACS (fwd)
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
On Fri, 8 Mar 2002, Dominic Wu wrote: > Would not a single CPU with a larger L2 cache solve the problem better then? Caches are very expensive due to chip yield reasons (bad die yield goes up exponentially with die size). In fact, it would make sense to drop cache from dies, and go for embedded memory instead, which also removes lots of other overhead, such as branch prediction and pipelining, plus allows to go to very broad on-die buses and hence naturally foster VLIW and SIMD. However, as COTS consumers we're bound to what the market gives us. Hopefully, Blue Gene architectures and embedded memory in general will find its way into mainstream PCs and hence clusters.
- Previous message: FYI: superlinear speedups in GROMACS (fwd)
- Next message: FYI: superlinear speedups in GROMACS (fwd)
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
