interesting Athlon/P4 discussion from FreeBSD-Q-l
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Greg Lindahl lindahl at conservativecomputer.comMon May 21 11:07:01 PDT 2001
- Previous message: interesting Athlon/P4 discussion from FreeBSD-Q-l
- Next message: interesting Athlon/P4 discussion from FreeBSD-Q-l
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
On Fri, May 11, 2001 at 08:34:14AM -0700, Jeremiah Gowdy wrote: > Optimizing current 32bit applications > especially for the P4 and its RDRAM is nonsensical. It is? There are 2 issues: SSE2 instructions, and coping with wider cache lines. SSE2 instructions will be in AMD 64-bit cores, and "optimizing" for SSE2 isn't so hard: get a compiler that supports it well. A few people write assembler these days, but they generally know when they're wasting their time. Cache lines have been getting longer for decades, and will get longer in the future. So where's the wasted effort? -- g
- Previous message: interesting Athlon/P4 discussion from FreeBSD-Q-l
- Next message: interesting Athlon/P4 discussion from FreeBSD-Q-l
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
