DDR ram & thrashing L1/L2 cache
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Brian Haymore brian at chpc.utah.eduTue Mar 13 07:04:43 PST 2001
- Previous message: DDR ram & thrashing L1/L2 cache
- Next message: CeBit
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Velocet wrote: > > Anyone played with boards that support DDR ram @ 266Mhz with Gaussian98 or > other computational software that thrashes the cache? > > Im finding that the increased bus speeds on any of the boards and CPUs > I've been testing with g98 is the biggest speedup over any other factor. > (cache size on board, cache speed, etc). > > I am wondering if anyone has comparisons for the same CPUs with the same > amount of ram on DDR and non DDR boards+memory for jobs that thrash cache. > > Thanks. > > /kc > -- > Ken Chase, math at velocet.ca * Velocet Communications Inc. * Toronto, CANADA > > _______________________________________________ > Beowulf mailing list, Beowulf at beowulf.org > To change your subscription (digest mode or unsubscribe) visit http://www.beowulf.org/mailman/listinfo/beowulf I will have these results from a 1.2Ghz Athlon with a 266Mhz FSB and PC2100 memory in a few days. I'll post my results to the list then. -- Brian D. Haymore University of Utah Center for High Performance Computing 155 South 1452 East RM 405 Salt Lake City, Ut 84112-0190 Email: brian at chpc.utah.edu - Phone: (801) 585-1755 - Fax: (801) 585-5366
- Previous message: DDR ram & thrashing L1/L2 cache
- Next message: CeBit
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
